



Europe's Research and Development efforts in support of its PV industry

European Solar Technology Forum
From Research to Industrial Application
30 November 2017



This project has received funding from the European Union's Seventh Programme for research, technological development and demonstration



Wafer based Crystalline silicon - "Getting below a 100 microns"

Kris Van Nieuwenhuysen, IMEC
Adrien Danel, CEA
Paul Sommeling, ECN



Objectives and motivation (CHEETAH)

Demonstrate the feasibility of making thin wafers/foils and processing them into cells and modules.

*Cost reduction of around 20% compared to current module technology:
< 0.5 €/Wp and improved environmental profile.*

Motivation:


Enhance the implementation of solar energy by cost reduction.

Impact of the results:

Short term: *Industrial equipment suppliers for cell and module technology can develop and promote their equipment for application to thin-cell based modules.*

Long term: *Cost reduction of PV by use of thinner and kerfless (epitaxially grown) wafers.*


Two high efficiency platforms for cell and module



Why thin wafers / foils ?

A combination of cost and efficiency !

Cost Si wafer is > 30% of total module cost
(current common thickness 180 μm)




Solar cells on thin c-Si wafers

Reduced cost

Increased efficiency


Theoretical max η for 50-100 μm
(for common base doping of 1-10 Ohm.cm)



ITRPV, March 2017

Richter et al., IEEE Journal of PV (2013)

Fabrication of epitaxial foils



Fabrication of epitaxial foils in high-throughput tools



ProConCVD (inline CVD tool) and
Inline porosification tool (right).

NexWafe is commercialising EpiWafer

High-throughput tools




Epitaxial foil (X-SEM)

Low porosity layer



High porosity layer




Parent wafer

Foil


12.5x12.5cm 85um-thick foil and parent

Parent substrate

Improved understanding to increase material quality



Effective lifetime (μs) of 40μm epitaxial foils for 2 different growth processes.




Optical micrographs (above) and lifetime mapping (bottom) of growth defects.

Improved understanding in crystalline defects in epitaxial wafers/foils.


Optimization of growth process to improve effective lifetime of epifoils.

Detachment and edge definition


ns laser ablation




Blade dicing



Max. fracture stress



Edge definition and detachment method determine mechanical stability of foils and very thin wafers.




Recycling of parent substrates

Motivation


Recycling of the parent substrate is needed to make epifoil fabrication cost effective.

More than 20% of the total cost is determined by the recycling process


assuming 30 cycles / parent




Cost for Cz and epi wafers



Recycling of parent substrates



Stabilization of the foil quality for higher generations



CHEETAH:

- Recycling for 5 generations is demonstrated by wet etching
- CVD and Psi set-ups need to be adjusted to recycling process

Literature:

Univ. Stuttgart : **13x** (P. Kapur, proc. 28th EUPVSEC)


Crystal Solar: **50x** (R. Horbelt [proc 31st IEEE 2005])

Solexel: **50x** (Verena Steckenreiter [IEEE Journal of Photovoltaics, 6(3):783–790,2016])

Recycling process developed in several institutes/companies.

Cell performances vs substrate thickness

ideal Si solar cell n-type





Optimal performances in the 20 to 100μm range for common resistivity :
is it really the case in practice ?

- CHEETAH focused on Si Heterojunction cells because of apriori easy process integration (low T° + front & rear side symmetry) and high efficiency potential (V_{oc} !) well demonstrated by Panasonic, Kaneka, Choshu ...

SHJ performances vs thickness


Current non-ideal cells and substrates ! Si quality $A = B > C$



Thin wafers :


- ✓ SHJ OK with same processes down to 80μm
- ✓ Voc & Jsc balance : Efficiency almost stable down to 100μm and some benefit for low quality Si = additional gain in overall production costs
- ✓ Current record cell : 22.2% @ 89μm (4BB, bifacial, 156x156 full industrial integration on CEA pilot line)

Efficiency vs thickness (μm)



Simulation


Non-ideal SHJ cells



- ✓ Very good agreement with practical data
- ✓ From cell / module perf. Point of view: 100 μm is fully OK TODAY and might be even better in the future

Breakage rate and defectivity

SHJ pilot line: industrial equipments




Iterative learnings and optimization of current automation (cassettes, pickers, belts, trays ...)


➤ Overall defectivity & breakage rate has been improved for 160 – 80μm (full auto) and 80 – 40μm (semi auto) cells

- Less defectivity → improved cell efficiencies
- Less breakage → improved throughput, higher number of working cells
- Possible to integrate in quasi full-automation mode ultimate wafers (Th < 70μm)


- Global breakage rate with no production line adaptation: OK until $\sim 100\mu\text{m}$
- New PVD with open pockets: apparition of new « electrical » defectivity for wafers $< 100\mu\text{m}$



Wafer sticking post
HFLast




Automation +
pick&place




Excessive wafer
bowing in cassette

Main
defectivity/Breakage
source!




Increased friction on
trays + difficulty to
maintain the wafers in
the tray pockets

New « Electrical » increased
defectivity for lower thicknesses





Ultimate thickness

60μm SHJ bifacial cell



Th (μm)	Jsc (mA/cm ²)	Voc (mV)	FF (%)	Eta (%)
Cz 40	34.7	730	73.3	18.6
Cz 45	35.1	732	72.7	18.7
Foil 40	33.5	693	73.8	17.0




40μm 125x125 EpiFoil
4x4cm²SHJ cells

- Sudden drop of efficiency for ultra-thin wafers related to defectivity increase with not well adapted handling
- Demonstration of 40μm cells on Epifoils and on Cz wafers

Costs



- Present technologies (carrier, belts, pickers, trays ..) can be OK down to 80 – 90 μ m with minor adjustment
- Specific solutions required for stand alone ultra-thin substrates (< 80 μ m)
- Process development specific to ultra-thin cells and module might help



- ✓ **Combination of all inputs will give an optimum for production profit ... with thinner cells !**
- ✓ **Cell and module industry can follow wafer supplier roadmap without high risk**

Module results

A few full size SHJ modules with thin cells (90-100 μm) built (INES) + (latest news!) one IBC (ECN)



IBC 95 μm 60-cell module, CTM power > 99 %





EL image of SHJ 93 μm 60-cell 313 Wp record module

Module results

module integration of thin cells down to 80 μm feasible for both back contact (ECN) and tabbed modules (INES).

Formation of microcracks is more critical for thinner IBC cells during module assembly, but can be avoided by fine-tuning lamination.



EL picture of 100 μm 4-cell module and detail

Module results

Application of commercial back contact and heterojunction module assembly line to thin cells is feasible (fast pick and place process does not induce damage to cells)


Thermal cycling (TC) test (AIT) so far not critical for thin cells:

- 4-cell back contact modules passed full TC (200 cycles), i.e. no formation of micro cracks
- Full size SHJ module (tabbed) passed TC so far (50 cycles), no formation of micro cracks

Cost reduction on module level of 18-20 % feasible using 80-100 μm epi wafers instead of 160 μm cut wafers (current price 0.8 \$/wafer), all other parameters kept equal

Significance for the industry

Trend for minimum as-cut wafer thickness and cell thickness



CHEETAH



- 1) Efficient 100μm cells and modules with cost benefit : proof of concept done ! 10 years ahead to ITRPV
- 2) Better with less : 40μm integration demonstrated (cells ; Epifoils and Cz wafers).

Significance for the industry

- Good opportunities for epitaxial wafer industry
- Suppliers of wafer, cell and module manufacturing equipment can develop and sell more equipment if the demand grows due to reduced PV module costs, also specific equipment dedicated to thin cell/wafer handling
- Total value chain could benefit from lower material cost (thinner wafers)
- And finally opening of completely NEW MARKETS!

- Thin cells also open up new PV applications for aeronautics, space, others

Example: Light and flexible 24 Cell Module with 115 μ m SHJ cells



< 600g / m²

> 180W / m²

Courtesy of ThalesAlenia & CEA INES collaboration



Thank you!

Any questions for our experts?



This project has received funding from the European Union's Seventh Programme for research, technological development and demonstration

Questions to the industry

- Do you think these CHEETAH innovations (will) matter?
- What do you think is important for short, medium and long term to further mature these innovations?
- What do you think is important for short, medium and long term for the industry to adopt these innovations?
- How could your company benefit from these innovations?
- What other innovations not investigated in Cheetah are important for the industry on short, medium and/or long term?



Back-up slides for discussions



This project has received funding from the European Union's Seventh Programme for research, technological development and demonstration

Cells on thin substrates: Summary table

Thickness Range	Line Status (Cell / Module)	Critical Step(s)
160µm → 120µm	No Problem	-
120µm → 100µm	Minor Adjustments needed No adjustment needed for module integration	✓ Sticking during drying
100µm → 70µm	Several adjustment needed for cell integration Minor Adjustment needed for module integration	✓ Sticking during drying ✓ Adapted Automation + Handling (Slower / Adapted Carriers)
70µm → 50µm	Major Adjustment needed Not Tested @ Module Level	✓ Sticking during drying ✓ Full Manual Automation + Handling
< 50µm	Not compatible with current production line and equipment	✓ All processes